DM74LSAN Synchronous 4-Bit Binary Counter With Asynchronous Clear. These synchronous, presettable counters feature an internal carry look-ahead for . DM74LSAN datasheet, DM74LSAN circuit, DM74LSAN data sheet: NSC – Synchronous 4-Bit Binary Counters,alldatasheet, datasheet, Datasheet. DM74LSAN datasheet, DM74LSAN circuit, DM74LSAN data sheet: FAIRCHILD – Synchronous 4-Bit Binary Counters,alldatasheet, datasheet.

Author: Samushicage Tojashura
Country: Sudan
Language: English (Spanish)
Genre: Video
Published (Last): 14 August 2007
Pages: 393
PDF File Size: 17.67 Mb
ePub File Size: 7.36 Mb
ISBN: 505-1-49403-988-6
Downloads: 75810
Price: Free* [*Free Regsitration Required]
Uploader: Metilar

This synchronous clear allows the count length to be modified easily, as decoding the maximum count desired can be accomplished with one external NAND gate. Devices also available in Tape and Reel. The clear function for the DM74LSA is asynchro- nous; and a low level at the clear input sets all four of the flip-flop outputs LOW, regardless of the levels of clock, load, or enable inputs.

Vary PRR to measure f. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable input. Clear Release Time Note 3. The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. Specify by appending the suffix letter “X” to the ordering code. These counters feature a fully independent clock circuit.


Typical power dissipation 93 mW. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. These synchronous, presettable counters feature an inter- nal carry look-ahead for application in high-speed counting designs.

The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. A buffered clock input triggers the four flip-flops on the rising positive-going edge of the clock input waveform. Enable P and enable T setup times are measured at t.

The function of the counter whether enabled, dis- abled, loading, or counting will be dm74ls161sn solely by the conditions meeting the stable set-up and hold times. The input pulses are supplied by generators having the following characteristics: Clock Frequency Note 2.

The “Recommended Operating Conditions” table will define the conditions for actual device operation.

Fairchild Semiconductor – datasheet pdf

Carry output for n-bit cascading. The clear function for the DM74LSA is synchronous; and a low level at the clear inputs sets all four of the flip-flop outputs LOW after the next clock pulse, datasheeh of the levels of the enable inputs. Search field Part name Part description. Changes made to control inputs enable P or T or load that will modify the operating mode have no effect until clocking occurs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous dm74lw161an without addi- tional gating.


DM74LSAM (Fairchild) – Synchronous 4-Bit Binary Counters | eet

Internal look-ahead for fast counting. Free Air Operating Temperature. Clock Frequency Note 3. Typical propagation time, clock to Q output 14 ns. Operating Free Air Temperature Range. These counters are fully programmable; that is, the outputs may be preset to either level. Typical clock frequency 32 Ddm74ls161an. The carry output is decoded by means of a NOR gate, thus preventing spikes during the normal counting mode of operation. The gate output is connected to the clear input to synchronously clear the counter to all low outputs.

Synchronous operation is pro- vided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous ripple clock counters.

Fairchild Semiconductor

The ripple carry output thus enabled will produce a high- level output pulse with a duration approximately equal to the high-level portion of the Q. The device should not be operated at these limits. Clear Release Time Note 2.